Skip to main content
Graph
Search
fr
|
en
Login
Search
All
Categories
Concepts
Courses
Lectures
MOOCs
People
Practice
Publications
Startups
Units
Show all results for
Home
Lecture
Logic Systems: Karnaugh Maps and TTL Gates
Graph Chatbot
Related lectures (28)
Previous
Page 1 of 3
Next
Karnaugh Maps: Grouping Techniques
Explores Karnaugh maps, grouping rules, and transistor logic in logic systems.
Logic Systems: TTL Gates and Analog Aspects
Explores TTL gates, analog aspects, and various logic gates in digital circuits.
Transistor Logic Gates: TTL vs CMOS
Compares BJT and MOSFET in logic systems, focusing on TTL vs CMOS technologies.
Karnaugh Maps: Grouping Rules and Optimization
Explores Karnaugh map representations, grouping rules, optimization, and TTL gate technology.
BJT vs FET Operation
Compares BJT and FET operation in logic systems, discusses TTL vs CMOS technologies, and explores Set-Reset Latch functionality.
Logic Systems: Basics and Operators
Covers the basics of logic systems, including digital versus analog circuits, logic operators, truth tables, and Boolean algebra.
Static Logic Fundamentals
Covers the fundamentals of static logic, including noise immunity, noise margins, and various logic gate designs.
Logic Gates and IC Technology
Explores the implementation of logic gates in semiconductor material, focusing on TTL and CMOS technologies, ICs, hazards, clocks, D flip-flops, and switch debouncing.
CMOS Gates and Logic Systems
Covers the basics of CMOS gates and Logic Systems, highlighting the advantages of CMOS over TTL gates.
Digital Logic Circuits: CMOS and Verilog Design
Discusses digital logic circuits, CMOS technology, and Verilog for circuit design.