Lecture
Design for Testability: Techniques and Methods
Description
This lecture covers the importance of Design for Testability (DFT) in VLSI systems, focusing on techniques to detect faults, reduce testing complexity, and improve test access. It discusses ad-hoc DFT methods, structured DFT approaches, scan design, scan operating modes, and scan layout procedures. The presentation also includes insights on multiple scan and partial scan techniques, as well as the evolution of testing methods from traditional bed of nails to modern JTAG standards.
Official source
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.