Skip to main content
Graph
Search
fr
en
Login
Search
All
Categories
Concepts
Courses
Lectures
MOOCs
People
Practice
Publications
Startups
Units
Show all results for
Home
Lecture
Simulation-Based Verification
Graph Chatbot
Related lectures (32)
Previous
Page 2 of 4
Next
Discrete Event Simulation
Covers discrete event simulation using digital circuits, base components, complex components, and simulation implementation.
Field Programmable Gate Arrays (FPGAs)
Covers the basic principles and architecture of Field Programmable Gate Arrays (FPGAs) and their implementation options for digital circuits.
High-Level Synthesis: Formally Verified Elastic Circuits
Presents the development of a verified high-level synthesis compiler for elastic circuits.
Instruction Set Extensions: High-Level Synthesis Techniques
Covers instruction set extensions and high-level synthesis techniques for optimizing embedded processors.
VHDL for Synthesis
Covers basic VHDL constructs for RTL design, including arithmetic, multiplexers, registers, and instantiation.
How we design chips: The Digital VLSI Design Flow
Explores the principles and methodologies for designing integrated circuits, covering design flows, VLSI styles, abstraction levels, and the semiconductor ecosystem.
Compiler verification: Challenges and Benefits
Explores the challenges and benefits of compiler verification, emphasizing the importance of verifying compilers for critical software.
Simulation & Optimization: Poisson Process & Random Numbers
Explores simulation pitfalls, random numbers, discrete & continuous distributions, and Monte-Carlo integration.
Molecular Transistors: Design and Simulation
Explores molecular transistors for logic computation, design, simulation, and fabrication, emphasizing interconnect parasitics and device performance.
Test Environment Setup
Covers the setup of a test environment for VLSI design.
