Lecture

Semicustom RTL Design: Backend

In course
DEMO: amet enim ullamco excepteur
Deserunt nulla anim minim exercitation occaecat minim cupidatat magna fugiat veniam nostrud proident. Labore fugiat incididunt magna qui nulla esse nisi aute amet nostrud cupidatat. Consectetur deserunt enim elit laborum mollit dolor qui excepteur irure nulla aute sint sint. Cupidatat aliquip veniam amet fugiat consectetur tempor aliquip. Nulla nostrud esse amet consequat duis est proident nostrud. Culpa quis esse est velit voluptate anim veniam exercitation cillum. Elit deserunt nostrud qui excepteur amet eu qui ad laborum qui deserunt id minim ipsum.
Login to see this section
Description

This lecture covers the backend design flow in semicustom ASIC design, starting from RTL description to physical design data. It explains the process of building chips from IPs and standard cells, emphasizing timing constraints and power planning. The lecture details the steps involved in the backend design flow, such as layout, clock tree generation, and tapeout preparation. It also discusses floorplanning, core area determination, macro placement, power planning, and clock distribution. The importance of macro placement guidelines, congestion maps, global routing, clock tree synthesis, and detail routing is highlighted.

Instructor
culpa aliquip officia
Amet eiusmod adipisicing cupidatat nulla fugiat esse consequat sit id non Lorem culpa do. Elit ipsum minim eu dolore ad adipisicing voluptate id quis amet consectetur do. Ullamco in dolor adipisicing ad nulla ad cupidatat anim ullamco eu ad. Cupidatat eiusmod eiusmod ea amet cillum. Quis ex id elit esse fugiat deserunt elit. Consequat minim eu et enim aute laboris anim amet proident. Sint velit enim quis fugiat irure non eiusmod Lorem ea magna.
Login to see this section
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.
Related lectures (34)
Semicustom RTL Design: Design Flow and Standard Cells
Explores the RTL design flow, chip-level integration, standard cells, and static timing analysis in VLSI design.
Semicustom RTL Design: Frontend with Synthesis
Covers the fundamentals of VLSI design, focusing on the semi-custom design flow.
How we design chips: The Digital VLSI Design Flow
Explores the principles and methodologies for designing integrated circuits, covering design flows, VLSI styles, abstraction levels, and the semiconductor ecosystem.
PVT Variations, Uncertainty, and Monte-Carlo Simulations
Explores the impact of PVT variations, uncertainties in IC design, worst-case design paradigms, and the importance of Monte-Carlo simulations.
Introduction to Advanced VLSI Design
Covers Advanced VLSI Design concepts, including Full Custom Design and Parallel Prefix Adder.
Show more

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.