Publication

Through Silicon Via-Based Grid for Thermal Control in 3D Chips

Related publications (100)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Through Silicon Via-Based Grid for Thermal Control in 3D Chips

Graph Chatbot

Chat with Graph Search

A Power-Efficient 3-D On-Chip Interconnect for Multi-Core Accelerators with Stacked L2 Cache

An Ultra-Low Power NVM-Based Multi-Core Architecture for Embedded Bio Signal Processing

Impact of Data Serialization over TSVs on Routing Congestion in 3D-Stacked Multi-Core Processors

10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS

A Chip-Level Post-CMOS Via-Last Cu TSV Process for Multi-Layer Homogeneous 3D Integration

Trace-based manycore partitioning of stream-processing applications

Copper TSV-Based Die-Level Via-Last 3D Integration Process with Parylene-C Adhesive Bonding Technique

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

Execution Trace Graph Based Multi-criteria Partitioning of Stream Programs

Low Power and Scalable Many-Core Architecture for Big-Data Stream Computing