Validation of the porous-medium approach to model interlayer-cooled 3D-chip stacks
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
The purpose of this literature review is to compare different cooling technologies currently in development in research laboratories that are competing to solve the challenge of cooling the next generation of high heat flux computer chips. Today, most deve ...
Low Temperature Co-fired Ceramic (LTCC) Technology is recentlyaddressed to be a key approach among advanced packaging technologies, offering many advantages over its competitors. One of its most attractivefeatures is the ease of 3-D structuration thanks to ...
Field-enhanced sample stacking, field-enhanced sample injection as well as electrokinetic supercharging have been successfully integrated in carrier ampholyte-based capillary electrophoresis. Through the analysis of different test sample mixtures, it has b ...
Heat generation is a very conspicuous phenomenon in large scale bioreactors and could in principle quite easily be measured by the temp. increase of the cooling water. Taking yeast cultures growing on a mixed oxido-reductive metab. for various reasons as a ...
We have designed a wafer level chip scale package for a bi-stable SOI-MEMS dc switch using a silicon-glass hermetic seal with through the lid feedthroughs. Bonded at 365 °C, 230 V and 250 kg, they pass the fine/gross leak test after thermal cycling and mec ...
