Publication

Process-induced skew variation for scaled 2-D and 3-D ICs

Related publications (34)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Process-induced skew variation for scaled 2-D and 3-D ICs

Graph Chatbot

Chat with Graph Search

Exploiting Dynamic Timing Margins in Microprocessors for Frequency-Over-Scaling with Instruction-Based Clock Adjustment

Timing Uncertainty in 3-D Clock Trees due to Process Variations and Power Supply Noise

Design Methodologies and CAD for Emerging Nanotechnologies

3D-Integration of a Carbon Nanotube based RF-NEMS

Effects of Process Variations on 3-D Global Clock Distribution Networks

Optically-Clocked Instruction Set Extensions for High Efficiency Embedded Processors

Modeling and Design Techniques for 3-D ICs under Process, Voltage, and Temperature Variations

The Combined Effect of Process Variations and Power Supply Noise on Clock Skew and Jitter

Skew Variability in 3-D ICs with Multiple Clock Domains

Clock Distribution Networks in 3-D Integrated Systems