Publication

A 17 ps Resolution, Temperature Compensated Time-to-Digital Converter in FPGA Technology

Related publications (32)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A 17 ps Resolution, Temperature Compensated Time-to-Digital Converter in FPGA Technology

Graph Chatbot

Chat with Graph Search

Evaluating, Exploiting, and Hiding Power Side-Channel Leakage of Remote FPGAs

A Visionary Look at the Security of Reconfigurable Cloud Computing

Practical Implementations of Remote Power Side-Channel and Fault-Injection Attacks on Multitenant FPGAs

DFAulted: Analyzing and Exploiting CPU Software Faults Caused by FPGA-Driven Undervolting Attacks

FPGA-to-CPU Undervolting Attacks

NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs

Beyond Cameras: Real-Time High-Resolution 3D and Panoramic MultiView Vision Systems with Their Applications

Post-P&R Performance and Power Analysis for RRAM-based FPGAs

Performance characterization of Altera and Xilinx 28 nm FPGAs at cryogenic temperatures

Applications of a reconfigurable SPAD line imager