Publication

Asymmetrically strained all-silicon Tunnel FETs featuring 1V operation

Related publications (35)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Asymmetrically strained all-silicon Tunnel FETs featuring 1V operation

Graph Chatbot

Chat with Graph Search

Self-Assembled Liquid-Gated Zinc Oxide Nanowire Transistors

Field-Effect Transistors Based on ZnO Nanowires

Process Variation and Leakage Power

Corner Effect and Local Volume Inversion in SiNW FETs

Top-Gate ZnO Nanowire Transistors and Integrated Circuits with Ultrathin Self-Assembled Monolayer Gate Dielectric

Simulation of Double-Gate Silicon Tunnel FETs with a High-k Gate Dielectric

The Effect of Interface Modification on the Properties of Organic Thin-Film Transistors

Characterization of Plasma-Induced Damage of Selectively Recessed GaN/InAlN/AlN/GaN Heterostructures Using SiCl4 and SF6

Asymmetrically strained all-silicon multi-gate n-Tunnel FETs

Current collapse reduction in InAlN/GaN MOS HEMTs by in situ surface pre-treatment and atomic layer deposition of ZrO2 high-k gate dielectrics