Nanoscale strain characterisation for ultimate CMOS and beyond
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
For the past couple of decades the desire to add more complexity to a computer chip, while simultaneously reducing the cost per bit, has been accommodated by down-scaling. This approach has been extremely successful in the past, but like all good things it ...
Scaling of semiconductor devices has pushed CMOS devices close to fundamental limits. The remarkable success story of Moore's law during the last 40 years, predicting the evolution of electronic device performances related to miniaturization, has always be ...
We present an overview of recent selective photoluminescence (PL) experiments on shallow levels in ZnSe and GaN. Through two electron transitions (TET) and electronic Raman scattering (ERS) investigations on solid phase recrystallized bulk ZnSe doped with ...
The fabrication of nanostructures using III-V semiconductors results in materials with different physical properties than the bulk materials. Their optical and electronic properties are tailored and developed on a large scale for the fabrication of optical ...
It is shown that during the growth of InxGa1-xAs on GaAs, the strain-induced lattice distortion oscillates as a function of monolayer completion in both purely 2D and quasi-2D layer-by-layer growth regimes. This is explained by considering that nontetragon ...
This paper reports on the top-down fabrication and electrical performance of silicon nanowire (SiNW) gate-all-around (GAA) n-type and p-type MOSFET devices integrated on bulk silicon using a local-silicon-on-insulator (SOI) process. The proposed local-SOI ...
InAlAs/InGaAs/InP based high electron mobility transistor devices have been structurally and electrically characterized, using transmission electron microscopy and Raman spectroscopy and measuring Hall mobilities. The InGaAs lattice matched channels, with ...
