Publication

Design Tradeoffs in Ultra-Low-Power Digital Nano-Scale CMOS

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Design Tradeoffs in Ultra-Low-Power Digital Nano-Scale CMOS

Graph Chatbot

Chat with Graph Search

Circuit Designs of High-Performance and Low-Power RRAM-Based Multiplexers Based on 4T(ransistor)1R(RAM) Programming Structure

8.4 A 2.5ps 0.8-to-3.2GHz bang-bang phase- and frequency-detector-based all-digital PLL with noise self-adjustment

Physical Design Considerations of One-level RRAM-based Routing Multiplexers

Analog Programmable Distance Calculation Circuit for Winner Takes All Neural Network Realized in the CMOS Technology

A low-voltage CMOS-compatible time-domain photodetector, device & front end electronics

A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications

Robustness Analysis of Controllable-Polarity Silicon Nanowire Devices and Circuits

Remotely powered PPM demodulator by inductive coupling for rodent applications

Characterization and modeling of nanoscale MOSFET for ultra-low power RF IC design

Passive UHF RFID Systems for Capacitive Sensing Applications