Organic Thin-Film Transistors and Circuits Fabricated by Stencil Lithography on Full-Wafer Flexible Substrates

Nenad Cvetkovic
EPFL, 2011
EPFL thesis

Abstract

Electronic devices based on organic semiconductors, such as field-effect transistors (OTFTs) and organic diodes have attracted significant interest as possible inexpensive and flexible alternatives to inorganic devices. Despite considerable improvement in technology and in device properties, the sufficient level of reproducibility to insure industrial acceptance of these devices has not yet been reached. This work outlines the possibility of fabrication of various organic, pentacene-based, electronic devices and circuits on a single, flexible chip, using combination of classic photolithography techniques and several levels of full-wafer stencil fabrication methods. The results from the DC and AC characterization of fabricated devices and circuits are comparable to the state of the art and demonstrate the potential of the developed technology. Obtained OFETs show good MOSFET-like behavior in both transfer and output characteristics while reaching low-field mobility as high as µ0 = 0.5 cm2/Vs. Organic diodes present a fully functional rectification ability up to several hundreds of kHz as well as basic logic circuits as p-type inverters. We have demonstrated that the combination of standard photolithography and multi-level stencil lithography is a feasible, cost-effective and reliable fabrication method. In addition, it has been shown that the choice of electrode metals (Au for source and drain, Al for gate) based on their work function significantly improves the contact resistance and rectification properties of organic diodes.

Official source

https://infoscience.epfl.ch/record/166923?ln=en

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Related concepts

Related publications

Nenad Cvetkovic
EPFL, 2011
EPFL thesis

Abstract

Official source

https://infoscience.epfl.ch/record/166923?ln=en

About this result

Related concepts (9)

Related concepts

Related publications (3)

Related publications

Integration and modeling of ferroelectric devices in a standard CMOS porcess for low power non-volatile memories

Vincent Meyer

The present work analyzes the impact of ferroelectric materials like PZT when integrated in a standard 0.5µm CMOS process in order to realize nonvolatile memories. The project has been initiated conjointly by the Swiss Federal Institute of Technology of Lausanne (EPFL) and our industrial partner EM Microelectronic Marin. As part of this study, a specific test and measurement circuit layout has been developed, integrating on a same silicon surface, classical CMOS devices and circuits specifically oriented toward the realization of nonvolatile memories. On the basis of this layout, exhaustive measurements have been carried out. These latter include several classical techniques, well adapted to the follow-up of electrical and physical characteristics, that take place throughout the technological process steps constituting the process in its whole. More specific measurement techniques are presented and results of measurements throughout the technological steps are analyzed. Among them, the Charge Pumping (CP) constitutes, as far as we know, an original method in the field of a study on the effects of ferroelectric materials on a standard CMOS process. Measurement results are presented and analyzed throughout the process steps and provide encouraging results. A major problem has however been raised, namely the anneals in presence of hydrogen. necessary for CMOS electronic devices, however degrading the ferroelectric capacitor characteristics. On the other hand, the initial properties of these devices can he recovered with thermal anneals in presence of oxygen, but in turn these latter are degrading CMOS devices. Solutions quoted from scientific publications are proposed and discussed. A compact model of the hysteretic behavior in ferroelectric materials has been developed in parallel with the project, based on the Preisach theory and on an analytical formulation deduced from a simple and empirical mathematical function. This work. as well as its extension for a ferroelectric transistor model, are presented as they appear in the scientific reviews "Solid State Electronics" and "Transaction on Electronic Devices" respectively.

EPFL2005

Packaging technologies for high temperature control electronics

Radisav Cojbasic, Yusuf Leblebici, Thomas Maeder, Peter Ryser, Conor Joseph Slater

Current low temperature electronics (175°C) for prolonged periods of time require packaging technologies that have to tackle many new problems. At high temperatures traditionally used materials such as organic circuit boards, adhesives and standard solders degrade rapidly or undergo changes in structure and properties. An even more critical issue than high-temperature survivability is resistance to temperature cycling. Thermal mismatch between organic boards and semiconductor dies leads to high thermomechanical strains during swings from high to low temperature extremes, which can make an otherwise high temperature resistant assembly fail after a relatively low number of cycles. This work focuses on the packaging technologies for high temperature control modules, those with logical and signal conditioning applications. Although control modules share many similarities with power modules, they present their own unique design challenges, such as significantly higher complexity and a limitation of compatible materials. Here, recent research on substrates, die attach technologies and wirebond interconnects suited for high temperature ICs are presented along with packaging technologies for discrete components (capacitors and resistors) with the aim of identifying the current best solutions. Test vehicles for the various technologies were constructed and were subjected to high temperature storage at temperatures higher than 200°C. They were analysed in terms of degradation (i.e. loss in shear strength, pull strength, change in resistance, etc.). In parallel, a separate set of samples were subjected to temperature cycles from -20°C to 180°C and then analysed using the same tests as before for comparison. The combined data allow a recommendation to be made on how to assemble a viable control module such as one based on an SOI microcontroller designed at EPFL to operate at high temperatures. Keywords: High temperature packaging, CPUs and MCUs, Reliability

IMAPS2013

Electronics today permeate our life and existence. It has become nearly impossible to evade any dependence on electronic devices that surround us every day - computers, phones, televisions. But also other objects become increasingly "smart" - watches, cars, coffee machines, even entire buildings. Without necessarily being aware of it, every person in our modern world is the owner of billions, probably tens of billions of transistors. These elementary switches are the primitive units, of which all electronic devices are made, much like biological cells constitute our bodies. Decades of technological progress at an incredible pace have been fueled by the constant improvement of semiconductor device technology. The original combination of silicon, silicon dioxide and aluminum required to build a transistor, has been complemented by a myriad of other materials. One of the last remainders of the original technology, the silicon channel, is now about to be replaced as well. While a short term remedy for the next performance bottleneck might be found in III-V compounds a more compelling alternative could be found in 2D materials. Graphene was not only the first 2D material to be discovered and isolated in 2004, but also has the most extraordinary electric properties, owing to the high symmetry of its lattice. The content of this thesis presents a broad examination of the graphene field effect device reaching from the fabrication over electrical characterization to data analysis, device modeling and finally simulation of a small circuit. In this thesis, we present practical considerations regarding the experimental examination of graphene field-effect devices. A fabrication flow tailored for top-gated graphene devices was developed, taking into account the particular requirements and sensitivities of the material. We also describe a set of versatile software tools that were developed for the design of devices, chips and wafers, their automated electric characterization and finally for browsing and visualizing the measurement results. The data analysis was performed with a very effective conductance-based model, which is based on semi-empirical models commonly used to describe graphene devices. We provide an overview of these models, the phenomena which they take into account and the steps that can be taken to improve their accuracy to obtain the model we finally utilized. A environment was created to use our model in a \textsc{Spice}-like circuit simulator in order to study possible topologies in which graphene devices could constitute an elementary circuit block. We focus our study on devices that operate as a differential pair, resembling the configuration that also enables very high-speed source-coupled and emitter-coupled logic circuits based on standard silicon transistors. Using analytical calculations we determine tuning parameters and their optimum values to maximize the transfer characteristics of our graphene-based differential circuit block. In order to achieve more accurate simulation and as a means to verify the empirical model, we worked on a more rigorous approach. Based on first principles, we construct a model building on the specific carrier statistics in graphene. These deviate from the usual Boltzmann statistics and lead to a an equation describing the device's charge-voltage relation, which is transcendental and cannot ordinarily be solved. By using asymptotic approximations, we obtain closed-form expressions for the device current as a function of bias conditions. Unlike many other models, we can discriminate both between electron and hole currents as well as between drift and diffusion currents, making the model well-suited for implementation as a compact model.

EPFL2016