Publication

A Low-Jitter and Low-Power CMOS PLL for Clock Multiplication

Related publications (37)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A Low-Jitter and Low-Power CMOS PLL for Clock Multiplication

Graph Chatbot

Chat with Graph Search

A 60 GHz QDCO with 11 GHz Seamless Tuning for Low-Power FMCW Radars in 22-nm FDSOI

Low Noise Clock Generation: Modeling, Analysis and Implementation

Reference Oversampling PLL Achieving −256-dB FoM and −78-dBc Reference Spur

Low-Power and Wide-Tuning Range Frequency Generation for FMCW Radars in Advanced CMOS Technologies

A 10-to-12 GHz 5mW Charge-Sampling PLL Achieving 50 fsec RMS Jitter,-258.9 dB FOM and-65 dBc Reference Spur

Resistive Coupled VO2 Oscillators for Image Recognition

Mutually Coupled Time-to-Digital Converters (TDCs) for Direct Time-of-Flight (dTOF) Image Sensors

Resistive coupled VO2 oscillators for image recognition

8.4 A 2.5ps 0.8-to-3.2GHz bang-bang phase- and frequency-detector-based all-digital PLL with noise self-adjustment

Design Techniques for Ultra High Frequency Clock Generation in 28 nm FDSOI Technology