Are you an EPFL student looking for a semester project?
Work with us on data science and visualisation projects, and deploy your project as an app on top of GraphSearch.
Designing a low power clock network in synchronous circuits is an important task. This requirement is stricter for 3-D circuits due to the increased power densities. Resonant clock networks are considered efficient low-power alternatives to conventional clock distribution schemes. These networks utilize additional inductive circuits to reduce the power consumption while delivering a full swing clock signal to the sink nodes. A design method for 3-D resonant clock networks is presented. The proposed design technique supports resonant operation for pre-bond test, an important requirement for 3-D ICs. Several 3-D clock network topologies are explored in a 0.18 μm CMOS technology. Simulation results indicate 43% reduction in the power consumed by the resonant 3-D clock network as compared to a conventional buffered clock network.
Loading
Loading
Loading
Loading
Loading
Giovanni De Micheli, Vasileios Pavlidis, Somayyeh Rahimian Omam
Giovanni De Micheli, Vasileios Pavlidis, Somayyeh Rahimian Omam
Giovanni De Micheli, Vasileios Pavlidis, Somayyeh Rahimian Omam, Xifan Tang