Publication

Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip

Related publications (75)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip

Graph Chatbot

Chat with Graph Search

Lab on skin™: 3D monolithically integrated zero-energy micro/nanofludics and FD SOI ion sensitive FETs for wearable multi-sensing sweat applications

Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

Robustness Analysis of Controllable-Polarity Silicon Nanowire Devices and Circuits

Design and Analysis of Jitter-Aware Low-Power and High-Speed TSV Links for 3D ICs

A Chip-Level Post-CMOS Via-Last Cu TSV Process for Multi-Layer Homogeneous 3D Integration

10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS

Impact of Data Serialization over TSVs on Routing Congestion in 3D-Stacked Multi-Core Processors

Copper TSV-Based Die-Level Via-Last 3D Integration Process with Parylene-C Adhesive Bonding Technique

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

Memory Systems and Interconnects for Scale-Out Servers