Resist-assisted assembly of single-walled carbon nanotube devices with nanoscale precision
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
In the framework of the NanoTera project CabTuRes, a system-in-package for a nano-resonator was proposed, integrating CMOS driving electronics and vacuum encapsulation. This doctoral research aimed to investigate 3D-integration technologies for a Single-Wa ...
Self-aligned suspended-body single-walled (SW) carbon nanotube field-effect transistors (CNFETs) with dual lateral gates have been demonstrated. Two independent lateral gates are symmetrically placed less than 100 nm away from the CNT channel. The operatio ...
We report optimized precise alignment of individual single-walled carbon nanotubes (SWCNTs) by the resist-assisted AC-dielectrophoresis (DEP) method. We can reproducibly control the alignment precision to sub-50 nm by customizing the critical DEP parameter ...
Over the recent decades, the balance between increasing the complexity of computer chips and simultaneously reducing cost per bit has been accommodated by down-scaling. While extremely successful in the past, this approach now faces grave limitations leadi ...
Nanoelectromechanical systems (NEMS) as integrated components for ultrasensitive sensing, time keeping, or radio frequency applications have driven the search for scalable nanomechanical transduction on-chip. Here, we present a hybrid silicon-on-Insulator ...
Multi-gate devices e.g. gate-all-around (GAA) Si nanowires and FinFETs are promising can- didates for aggressive CMOS downscaling. Optimum subthreshold slope, immunity against short channel effect and optimized power consumption are the major benefits of s ...
In the last forty years the semiconductor industry focused on the downscaling process of the CMOS (Complementary Metal-Oxide-Semiconductor) technology, trying to follow as much as possible the empirical Moore's Law. In the last five years this trend has be ...
An improved method for self-assembly fabrication of single-walled carbon nanotube (SWCNT) field effect transistors (FETs) is presented, combining the unique design of biased/floating potential electrode geometry and the technique of aligning CNTs by pre-de ...
We describe and demonstrate a new oscillator topology, the parametric feedback oscillator (PFO). The PFO paradigm is applicable to a wide variety of nanoscale devices and opens the possibility of new classes of oscillators employing innovative frequencydet ...
The allotropic forms of carbon (amorphous and polycrystalline graphite, carbon black, fullerenes, nanotubes, graphene) exhibit a large variety of charge transport properties which have been stimulating fundamental and applied research for the development o ...
