Publication

Development of a versatile low-power 24 GHz phased array front-end in 90 nm CMOS technology

Related publications (40)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Development of a versatile low-power 24 GHz phased array front-end in 90 nm CMOS technology

Graph Chatbot

Chat with Graph Search

Generation and application of dynamic gratings in optical fibers using stimulated Brillouin scattering

A speckle-based CMOS sensor for arbitrary surface movement detection with correlated double sampling and gain error correction

An 8-PPM, 45 pJ/bit UWB Transmitter with Reduced Number of PA Elements

A 500 fW/bit 14 fJ/bit-access 4kb Standard-Cell Based Sub-VT Memory in 65nm CMOS

Optically-Clocked Instruction Set Extensions for High Efficiency Embedded Processors

System design of a 24 GHz phased-array front-end for low-power applications

Prediction of Multipactor Breakdown for Multicarrier Applications: The Quasi-Stationary Method

A 4.6-GHz, 15-mW frequency synthesizer CMOS ASIC with milli-hertz frequency resolution for miniature atomic clocks

Selective Redundancy-Based Design Techniques for the Minimization of Local Delay Variations

VLSI Implementation of a Low-Complexity LLL Lattice Reduction Algorithm for MIMO Detection