Timing Uncertainty in 3-D Clock Trees due to Process Variations and Power Supply Noise
Related publications (50)
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
Global interconnect design for threedimensional integrated circuits is a crucial task. Despitethe importance of this task, limited results related to global issues have been presented. Challenges in reliably distributing power, ground, and the clock signal ...
An idea as well as a CMOS implementation of the novel multi-channel readout front-end ASIC for nuclear X-ray imaging system has been presented in the paper. The circuit has been designed in an example configuration with eight equal channels, but the modula ...
The problem of energy optimization in multi-core systems (such as single-chip multiprocessors) where the individual energy demands of various processing elements are governed by instantaneous workload requirements is well defined in literature. The signifi ...
Planar micromachined spiral inductive structures have applications in many areas such as microelectronics components (filters, low-power components, etc), or such as sensors (proximity sensors) and actuators (electromagnetic micromotors, micropumps, micror ...
A new fully integrated 2D micro-fluxgate magnetometer is presented. This magnetometer is integrated in a standard CMOS process and uses a ferromagnetic core integrated on the chip by a photolithographic post-process compatible with the integrated circuit t ...
This article presents a very low-power clock and data recovery (CDR) circuit with 8 parallel channels achieving an aggregate data rate of 20 Gbps. A structural top-down design methodology has been applied to minimize the power dissipation while satisfying ...
Wireless Sensor Network (WSN) nodes require components with ultra-low power consumption, as they must operate without an external power supply. One technique for reducing consumption of a system is to scale it to a smaller technology; however, in recent te ...
An implementation of a dynamic supply RF power amplifier (PA) in 0.11 mu m CMOS technology occupying a total area of 1.35mm(2) is presented. Two-tone measurement results at 2.4 and 5.2GHz show that the system can deliver over 16dBm linear output power with ...
A new fully integrated 2D micro-fluxgate magnetometer is presented. This magnetometer is integrated in a standard CMOS process and uses a ferromagnetic core integrated on the chip by a photolithographic post process compatible to the integrated circuit tec ...
This thesis aims at developing wireless systems with a strong emphasis on low-power consumption and low-voltage operation. The main technical objective is the development of a single cells battery operated fully integrated CMOS RF transceiver that fulfills ...