Publication

Timing Uncertainty in 3-D Clock Trees due to Process Variations and Power Supply Noise

Related publications (50)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Timing Uncertainty in 3-D Clock Trees due to Process Variations and Power Supply Noise

Graph Chatbot

Chat with Graph Search

Design of Resonant Clock Distribution Networks for 3-D Integrated Circuits

Design Tradeoffs in Ultra-Low-Power Digital Nano-Scale CMOS

A mixed-signal platform dedicated to power system dynamic computation

A 0.24-nJ/bit Super-Regenerative Pulsed UWB Receiver in 0.18-mu m CMOS

Clock Distribution Networks in 3-D Integrated Systems

Skew Variability in 3-D ICs with Multiple Clock Domains

An area and power optimization technique for CMOS bandgap voltage references

A 9 pW/Hz Adjustable Clock Generator with 3-Decade Tuning Range for Dynamic Power Management in Subthreshold SCL Systems

Process-induced skew variation for scaled 2-D and 3-D ICs

Physical Design Tradeoffs in Power Distribution Networks for 3-D ICs