Publication

3D-LIN: A Configurable Low-Latency Interconnect for Multi-Core Clusters with 3D Stacked L1 Memory

Related publications (60)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

3D-LIN: A Configurable Low-Latency Interconnect for Multi-Core Clusters with 3D Stacked L1 Memory

Graph Chatbot

Chat with Graph Search

Die-Stacked DRAM Caches for Servers: Hit Ratio, Latency, or Bandwidth? Have It All with Footprint Cache

Towards Multi-Fabric 3D Integration Architectures

A High-throughput and Low-Latency Interconnection Network for Multi-Core Clusters with 3-D Stacked L2 Tightly-Coupled Data Memory

A Distributed Interleaving Scheme for Efficient Access to WideIO DRAM Memory

Design Methods and Tools for Application-Specific Predictable Networks-on-Chip

Thermal Characterization of Cloud Workloads on a Power-Efficient Server-on-Chip

A Novel Conflict-Free Memory and Processor Architecture for DVB-T2 LDPC Decoding

Addressable MEMS slit mask for multi-object spectroscopy based on multi-wafer stacking

Architectural Support for Coherent Architecturally Visible Storage in Instruction Set Extensions

Performance and Energy Trade-offs Analysis of L2 on-Chip Cache Architectures for Embedded MPSoCs