Publication

A 3.1mW 8b 1.2GS/s Single-Channel Asynchronous SAR ADC with Alternate Comparators for Enhanced Speed in 32nm Digital SOI CMOS

Related publications (33)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A 3.1mW 8b 1.2GS/s Single-Channel Asynchronous SAR ADC with Alternate Comparators for Enhanced Speed in 32nm Digital SOI CMOS

Graph Chatbot

Chat with Graph Search

A low-voltage CMOS-compatible time-domain photodetector, device & front end electronics

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS

Designing Low Power and Durable Digital Blocks Using Shadow Nanoelectromechanical Relays

A Ultra-Low-Power FPGA Based on Monolithically Integrated RRAMs (invited)

Design of High-Temperature SRAM for Reliable Operation Beyond 250 C

A 5.9mW/Gb/s 7Gb/s/pin 8-Lane Single-Ended RX with Crosstalk Cancellation Scheme using a XCTLE and 56-tap XDFE in 32nm SOI CMOS

A 90GS/s 8b 667mW 64x Interleaved SAR ADC in 32nm Digital SOI CMOS

A 110mW 6 Bit 36GS/S Interleaved SAR ADC for 100 GBE Occupying 0.048mm2 in 32nm SOI CMOS

Single event upset mitigation in low power SRAM design