Publication

Single-layer MoS₂

Related publications (305)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Single-layer MoS₂

Graph Chatbot

Chat with Graph Search

Characterization and Modeling of 28 nm Bulk CMOS Technology down to Cryogenic Temperatures (4.2 K)

Double gate n-type WSe2 FETs with high-k top gate dielectric and enhanced electrostatic control

Three-Dimensional Integrated Ultra-Low-Volume Passive Microfluidics with Ion-Sensitive Field-Effect Transistors for Multiparameter Wearable Sweat Analyzers

Cryogenic MOS Transistor Model

High-Performance Back-Illuminated Three-Dimensional Stacked Single-Photon Avalanche Diode Implemented in 45-nm CMOS Technology

Elastic strain engineering for ultralow mechanical dissipation

Elastic strain engineering for ultralow mechanical dissipation

Interdigitated back contact silicon heterojunction solar cells featuring an interband tunnel junction enabling simplified processing

Improvement of contact resistance in flexible a-IGZO thin-film transistors by CF4/O-2 plasma treatment

A back-illuminated 3D-stacked single-photon avalanche diode in 45nm CMOS technology, 2017 IEEE International Electron Devices Meeting (IEDM)

Cryogenic MOS Transistor Model

Characterization and Modeling of 28 nm Bulk CMOS Technology down to Cryogenic Temperatures (4.2 K)

Elastic strain engineering for ultralow mechanical dissipation

Three-Dimensional Integrated Ultra-Low-Volume Passive Microfluidics with Ion-Sensitive Field-Effect Transistors for Multiparameter Wearable Sweat Analyzers

High-Performance Back-Illuminated Three-Dimensional Stacked Single-Photon Avalanche Diode Implemented in 45-nm CMOS Technology

Improvement of contact resistance in flexible a-IGZO thin-film transistors by CF4/O-2 plasma treatment

Double gate n-type WSe2 FETs with high-k top gate dielectric and enhanced electrostatic control

A back-illuminated 3D-stacked single-photon avalanche diode in 45nm CMOS technology, 2017 IEEE International Electron Devices Meeting (IEDM)

Elastic strain engineering for ultralow mechanical dissipation

Interdigitated back contact silicon heterojunction solar cells featuring an interband tunnel junction enabling simplified processing