Publication

Integration of Intra Chip Stack Fluidic Cooling using Thin-Layer Solder Bonding

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Integration of Intra Chip Stack Fluidic Cooling using Thin-Layer Solder Bonding

Graph Chatbot

Chat with Graph Search

Substrate Current Optimization in Smart Power ICs

A Chip-Level Post-CMOS Via-Last Cu TSV Process for Multi-Layer Homogeneous 3D Integration

10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS

Design and Analysis of Jitter-Aware Low-Power and High-Speed TSV Links for 3D ICs

An Extension of Transformation-based Reversible and Quantum Circuit Synthesis

Copper TSV-Based Die-Level Via-Last 3D Integration Process with Parylene-C Adhesive Bonding Technique

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

Method for code evaluation using ISI ratio

Methods and systems for high bandwidth chip-to-chip communications interface

Flip-chip integration of Si bare dies on polymeric substrates at low temperature using ICA vias made in dry film photoresist