Publication

A 90GS/s 8b 667mW 64x Interleaved SAR ADC in 32nm Digital SOI CMOS

Related publications (40)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A 90GS/s 8b 667mW 64x Interleaved SAR ADC in 32nm Digital SOI CMOS

Graph Chatbot

Chat with Graph Search

Fab-to-fab and run-to-run variability in 130 nm and 65 nm CMOS technologies exposed to ultra-high TID

System-Level Exploration of In-Package Wireless Communication for Multi-Chiplet Platforms

MALTA3: Concepts for a new radiation tolerant sensor in the TowerJazz 180 nm technology

Adaptive Body Biasing in Strong Body Factor Technologies

Exploration of Negative Capacitance Devices and Technologies

Polarity-Controllable Devices and Circuits for Doping-Free 2D Electronics

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Comparison of Different Precision Pseudo Resistor Realizations in the DC-Feedback of Capacitive Transimpedance Amplifiers

Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs

An Eight lanes 7Gb/s/pin Source Synchronous Single-Ended RX with Equalization and Far-End Crosstalk Cancellation for Backplane Channels