Publication

Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache

Related publications (154)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache

Graph Chatbot

Chat with Graph Search

Application-Specific Processor Design for Low-Complexity & Low-Power Embedded Systems

Towards Multi-Fabric 3D Integration Architectures

Design Methods and Tools for Application-Specific Predictable Networks-on-Chip

A Distributed Interleaving Scheme for Efficient Access to WideIO DRAM Memory

Multi-Core Architecture Design for Ultra-Low-Power Wearable Health Monitoring Systems

Low-power processor architecture exploration for online biomedical signal analysis

A High-throughput and Low-Latency Interconnection Network for Multi-Core Clusters with 3-D Stacked L2 Tightly-Coupled Data Memory

Optically-Clocked Instruction Set Extensions for High Efficiency Embedded Processors

Scale-Out Processors

Design and Testing Strategies for Modular 3-D-Multiprocessor Systems Using Die-Level Through Silicon Via Technology