Publication

Low-power RF modeling of a 40nm CMOS technology using BSIM6

Related publications (33)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Low-power RF modeling of a 40nm CMOS technology using BSIM6

Graph Chatbot

Chat with Graph Search

Fab-to-fab and run-to-run variability in 130 nm and 65 nm CMOS technologies exposed to ultra-high TID

An All-Digital 1 Mbps, 57 pJ/bit Bluetooth Low Energy (BLE) Backscatter ASIC in 65 nm CMOS

High-Performance CMOS SPAD-Based Sensors for Time-of-Flight PET Applications

Cryogenic MOSFET Modeling for Large-Scale Quantum Computing

CMOS-Based Readout and Control Electronics for Microgrippers

Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology

Performance improvement of chip-level CMOS-integrated ReRAM cells through material optimization

Polarity-Controllable Devices and Circuits for Doping-Free 2D Electronics

ReRAM From Material Study to CMOS Co-integration

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures