Publication

Low-power RF modeling of a 40nm CMOS technology using BSIM6

Related publications (33)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Low-power RF modeling of a 40nm CMOS technology using BSIM6

Graph Chatbot

Chat with Graph Search

Voltage References for the Ultra-Wide Temperature Range from 4.2 K to 300 K in 40-nm CMOS

Thermal aware design and comparative analysis of a high performance 64-bit adder in FD-SOI and bulk CMOS technologies

Three-Dimensional Nano-Acoustic Bragg Reflectors for CMOS Embedded NEMS

Characterization and modeling of nanoscale MOSFET for ultra-low power RF IC design

Co-design of ReRAM Passive Crossbar Arrays Integrated in 180nm CMOS Technology

Robustness Analysis of Controllable-Polarity Silicon Nanowire Devices and Circuits

A Relative Imaging CMOS Image Sensor for High Dynamic Range and High Frame-Rate Machine Vision Imaging Applications

Design and Benchmarking of Hybrid CMOS-Spin Wave Device Circuits Compared to 10nm CMOS

RF Small-Signal and Noise Modeling Including Parameter Extraction of Nanoscale MOSFET From Weak to Strong Inversion

Accurate RF modeling of nanoscale MOSFET using BSIM6 including low levels of inversion