Publication

Low-power RF modeling of a 40nm CMOS technology using BSIM6

Related publications (33)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Low-power RF modeling of a 40nm CMOS technology using BSIM6

Graph Chatbot

Chat with Graph Search

Heterogeneous integration of ReRAM crossbars in a CMOS foundry chip

CMOS Digital Integrated Circuits: Analysis & Design, 4th Edition

A Low-Power Low-Cost 24 GHz RFID Tag With a C-Flash Based Embedded Memory

A 0.18 mu m Biosensor Front-End Based on 1/f Noise, Distortion Cancelation and Chopper Stabilization Techniques

Single-Photon Techniques for Standard CMOS Digital ICs

Full-wafer fabrication by nanostencil lithography of micro/nanomechanical mass sensors monolithically integrated with CMOS

Bringing NoCs to 65nm

Highly sensitive vertical hall sensors in CMOS technology

First Fully CMOS-Integrated 3D Hall Probe

Characterisation and applications of stencil lithography