Publication

26.3 A pin- and power-efficient low-latency 8-to-12Gb/s/wire 8b8w-coded SerDes link for high-loss channels in 40nm technology

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Publications related to 26.3 A pin- and power-efficient low-latency 8-to-12Gb/s/wire 8b8w-coded SerDes link for high-loss channels in 40nm technology | EPFL Graph Search

26.3 A pin- and power-efficient low-latency 8-to-12Gb/s/wire 8b8w-coded SerDes link for high-loss channels in 40nm technology

Graph Chatbot

Chat with Graph Search

ISI Sensitivity of PAM Signaling for Very High-Speed Short-Reach Copper Links

Gaussian channel transmission of images and audio files using cryptcoding

Spatiotemporal Imaging of Water in Operating Voltage-Gated Ion Channels Reveals the Slow Motion of Interfacial Ions

On the Computational Complexity of Blind Detection of Binary Linear Codes

Experimental demonstration of three-fold wavelength multicasting of a 64-QAM 120 Gbit/s data channel using a Kerr frequency comb and nonlinear wave mixing

New Results On The Pseudoredundancy

Lora Digital Receiver Analysis And Implementation

Multi-Tone Signaling and ADC-Based Digital Receiver for High-Speed Wireline Serial Links

Design Techniques for High-Speed Multi-Level Viterbi Detectors and Trellis-Coded-Modulation Decoders

An Eight lanes 7Gb/s/pin Source Synchronous Single-Ended RX with Equalization and Far-End Crosstalk Cancellation for Backplane Channels