Publication

Design Techniques for Ultra High Frequency Clock Generation in 28 nm FDSOI Technology

Related publications (78)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Design Techniques for Ultra High Frequency Clock Generation in 28 nm FDSOI Technology

Graph Chatbot

Chat with Graph Search

On-Chip Digital Background Calibration of Pipelined Analog-to-Digital Converters using Digital Assistance to support Nonlinear Residue Amplification

Modeling and Design Techniques for 3-D ICs under Process, Voltage, and Temperature Variations

Integrated active tracking detector for MRI-guided interventions

Design of Resonant Clock Distribution Networks for 3-D Integrated Circuits

Reactive Power Imbalances in LC VCOs and their Influence on Phase Noise Mechanisms

Digital Suppression of Spurious PLL Tones in A/D Converters

A MEMS-based 2.4-GHz sub-sampling RF front-end for advanced healthcare applications

A 4.6-GHz, 15-mW frequency synthesizer CMOS ASIC with milli-hertz frequency resolution for miniature atomic clocks

A 9 pW/Hz Adjustable Clock Generator with 3-Decade Tuning Range for Dynamic Power Management in Subthreshold SCL Systems

Process-induced skew variation for scaled 2-D and 3-D ICs