Publication

Low-Power Design of Digital VLSI Circuits around the Point of First Failure

Related publications (184)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Low-Power Design of Digital VLSI Circuits around the Point of First Failure

Graph Chatbot

Chat with Graph Search

Tradeoffs in Design of Low-Power Gated-Oscillator CDR Circuits

Flexible Ultra Low Power Successive Approximation Analog-to-Digital Converter with Asynchronous Clock Generator

Synchronous and Asynchronous Multiplexer Circuits for Medical Imaging Realized in CMOS 0.18um Technology

Optimization of Dynamic Data Structures in Multimedia Embedded Systems Using Evolutionary Computation

Motion Detection Circuits for a Time-To-Travel Algorithm

Toward a power system emulation using analog microelectronics solid state circuits

Toward a power system emulation using analog microelectronics solid state circuits

A Power-Efficient Clock and Data Recovery Circuit in 0.18-um CMOS Technology for Multi-Channel Short-Haul Optical Data Communication

Multi-unit global energy management and optimization for network-on-chip applications

Efficient System-Level Prototyping of Power-Aware Dynamic Memory Managers for Embedded Systems

Motion Detection Circuits for a Time-To-Travel Algorithm

Tradeoffs in Design of Low-Power Gated-Oscillator CDR Circuits

Toward a power system emulation using analog microelectronics solid state circuits

Toward a power system emulation using analog microelectronics solid state circuits

Multi-unit global energy management and optimization for network-on-chip applications

Synchronous and Asynchronous Multiplexer Circuits for Medical Imaging Realized in CMOS 0.18um Technology

Flexible Ultra Low Power Successive Approximation Analog-to-Digital Converter with Asynchronous Clock Generator

Optimization of Dynamic Data Structures in Multimedia Embedded Systems Using Evolutionary Computation

A Power-Efficient Clock and Data Recovery Circuit in 0.18-um CMOS Technology for Multi-Channel Short-Haul Optical Data Communication

Efficient System-Level Prototyping of Power-Aware Dynamic Memory Managers for Embedded Systems