Publication

SAT-Based Exact Synthesis for Multi-Level Logic Networks

Related publications (121)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

SAT-Based Exact Synthesis for Multi-Level Logic Networks

Graph Chatbot

Chat with Graph Search

Biconditional Binary Decision Diagrams: A Novel Canonical Logic Representation Form

An Efficient Manipulation Package for Biconditional Binary Decision Diagrams

Restructuring of Arithmetic Circuits with Biconditional Binary Decision Diagrams

Compressive Image Acquisition in Modern CMOS IC Design

Biconditional BDD: A Novel Canonical BDD for Logic Synthesis targeting XOR-rich Functions

SATSoT: A Methodology to Map Controllable-Polarity Devices on a Regular Fabric Using SAT

BDS-MAJ: A BDD-based Logic Synthesis Tool Exploiting Majority Logic Decomposition

A High-Level Synthesis Flow for the Implementation of Iterative Stencil Loop Algorithms on FPGA Devices

Constraint-Based Graphic Statics - A geometrical support for computer-aided structural equilibrium design

Closing the Gap between FPGA and ASIC