Publication

A multichannel 3.5mW/Gbps/channel gated oscillator based CDR in a 0.18µm digital CMOS technology

Related publications (28)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A multichannel 3.5mW/Gbps/channel gated oscillator based CDR in a 0.18µm digital CMOS technology

Graph Chatbot

Chat with Graph Search

The Combined Effect of Process Variations and Power Supply Noise on Clock Skew and Jitter

Design of Resonant Clock Distribution Networks for 3-D Integrated Circuits

Segment number and axial identity in a segmentation clock period mutant.

A 9 pW/Hz Adjustable Clock Generator with 3-Decade Tuning Range for Dynamic Power Management in Subthreshold SCL Systems

Clock and Power Distribution Networks for 3-D ICs

Robust Synchronization of Absolute and Difference Clocks over Networks

Current mode Alalog Kohonen Neural Network

A Power-Efficient Clock and Data Recovery Circuit in 0.18-um CMOS Technology for Multi-Channel Short-Haul Optical Data Communication