Publication

Early Wire Characterization for Predictable Network-on-Chip Global Interconnects

Related publications (32)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Early Wire Characterization for Predictable Network-on-Chip Global Interconnects

Graph Chatbot

Chat with Graph Search

Automating the Design of Programmable Interconnect for Reconfigurable Architectures

A 500 x 500 Dual-Gate SPAD Imager With 100% Temporal Aperture and 1 ns Minimum Gate Length for FLIM and Phasor Imaging Applications

An integrative approach for embodied energy: Towards an LCA-based data-driven design method

FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs

Circuit Design, Architecture and CAD for RRAM-based FPGAs

High level synthesis of Smith-Waterman dataflow implementations

Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

An integrative approach for embodied energy: Towards an LCA-based data-driven design method

FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs

Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Automating the Design of Programmable Interconnect for Reconfigurable Architectures

A 500 x 500 Dual-Gate SPAD Imager With 100% Temporal Aperture and 1 ns Minimum Gate Length for FLIM and Phasor Imaging Applications

High level synthesis of Smith-Waterman dataflow implementations

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Circuit Design, Architecture and CAD for RRAM-based FPGAs