Concept
Processeur 128 bits
Publications associées (13)
Training DNNs with Hybrid Block Floating Point
Babak Falsafi, Martin Jaggi, Tao Lin, Mario Paulo Drumond Lages De Oliveira
The wide adoption of DNNs has given birth to unrelenting computing requirements, forcing datacenter operators to adopt domain-specific accelerators to train them. These accelerators typically employ densely packed full-precision floating-point arithmetic t ...
NEURAL INFORMATION PROCESSING SYSTEMS (NIPS)2018Low-Latency Elliptic Curve Scalar Multiplication
This paper presents a low-latency algorithm designed for parallel computer architectures to compute the scalar multiplication of elliptic curve points based on approaches from cryptographic side-channel analysis. A graphics processing unit implementation u ...
Springer Verlag2012A Fast Parallel Matrix Multiplication Reconfigurable Unit Utilized In Face Recognitions Systems
In this paper we present a reconfigurable device which significantly improves the execution time of the most computational intensive functions of three of the most widely used face recognition algorithms; those tasks multiply very large dense matrices. The ...
Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa2009