On-chip transient stability simulator, 10⁴ times faster than real time

This paper suggests several approaches for determining the transient stability of a power network by using an analog VLSI chip for simulating the system behavior. The main advantages of using this method are the much shorter computation time and lower complexity compared to the existing methods that are based on numerical calculations or discrete analog emulators