Publication

Low voltage Ferroelectric FET with sub-100nm copolymer P(VDF-TrFE) gate dielectric for non-volatile 1T memory

Publications associées (48)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Low voltage Ferroelectric FET with sub-100nm copolymer P(VDF-TrFE) gate dielectric for non-volatile 1T memory

Graph Chatbot

Chattez avec Graph Search

2D Nanosystems: Applications of 2D Semiconductors for In-Memory Computing

Impact of Interface Traps in Floating-Gate Memory Based on Monolayer MoS2

Memory chip or memory array for wide-voltage range in-memory computing using bitline technology

Perovskite Flash Memory with a Single-Layer Nanofloating Gate

Data-Retention-Time Characterization of Gain-Cell eDRAMs across the Design and Variations Space

A 24 kb Single-Well Mixed 3T Gain-Cell eDRAM with Body-Bias in 28 nm FD-SOI for Refresh-Free DSP Applications

Resistive Switching Memory Architecture Based on Polarity Controllable Selectors

RRAM Crossbar Arrays for Storage Class Memory Applications : Throughput and Density Considerations

RRAM Crossbar Arrays for Storage Class Memory Applications : Throughput and Density Considerations

A phase-change memory model for neuromorphic computing

2D Nanosystems: Applications of 2D Semiconductors for In-Memory Computing

Impact of Interface Traps in Floating-Gate Memory Based on Monolayer MoS2

Memory chip or memory array for wide-voltage range in-memory computing using bitline technology

Data-Retention-Time Characterization of Gain-Cell eDRAMs across the Design and Variations Space

A 24 kb Single-Well Mixed 3T Gain-Cell eDRAM with Body-Bias in 28 nm FD-SOI for Refresh-Free DSP Applications

Resistive Switching Memory Architecture Based on Polarity Controllable Selectors

RRAM Crossbar Arrays for Storage Class Memory Applications : Throughput and Density Considerations

RRAM Crossbar Arrays for Storage Class Memory Applications : Throughput and Density Considerations

A phase-change memory model for neuromorphic computing

Perovskite Flash Memory with a Single-Layer Nanofloating Gate