Publication

Simulation of Double-Gate Silicon Tunnel FETs with a High-k Gate Dielectric

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Simulation of Double-Gate Silicon Tunnel FETs with a High-k Gate Dielectric

Graph Chatbot

Chattez avec Graph Search

Lateral Strain Profile as Key Technology Booster for All-Silicon Tunnel FETs

Bias stress effect in low-voltage organic thin-film transistors

Analysis of degradation mechanisms in lattice-matched InAlN/GaN high-electron-mobility transistors

Leakage Current Reduction Using Subthreshold Source-Coupled Logic

Current collapse reduction in InAlN/GaN MOS HEMTs by in situ surface pre-treatment and atomic layer deposition of ZrO2 high-k gate dielectrics

102-GHz AlInN/GaN HEMTs on Silicon With 2.5-W/mm Output Power at 10 GHz

Double-Gate Pentacene TFTs with Improved Control in Subthreshold Region

Subthreshold SCL for Ultra-Low-Power SRAM and Low-Activity-Rate Digital Systems

Investigation of bias-dependent series resistances and barrier height in Double Gate Schottky MOSFETs

Investigation of bias-dependent series resistances and barrier height in Double Gate Schottky MOSFETs

Lateral Strain Profile as Key Technology Booster for All-Silicon Tunnel FETs

Bias stress effect in low-voltage organic thin-film transistors

Analysis of degradation mechanisms in lattice-matched InAlN/GaN high-electron-mobility transistors

Subthreshold SCL for Ultra-Low-Power SRAM and Low-Activity-Rate Digital Systems

Current collapse reduction in InAlN/GaN MOS HEMTs by in situ surface pre-treatment and atomic layer deposition of ZrO2 high-k gate dielectrics

Leakage Current Reduction Using Subthreshold Source-Coupled Logic

102-GHz AlInN/GaN HEMTs on Silicon With 2.5-W/mm Output Power at 10 GHz

Investigation of bias-dependent series resistances and barrier height in Double Gate Schottky MOSFETs

Double-Gate Pentacene TFTs with Improved Control in Subthreshold Region

Investigation of bias-dependent series resistances and barrier height in Double Gate Schottky MOSFETs