An automatic offset compensation technique applicable to existing operational amplifier core cell
Graph Chatbot
Chattez avec Graph Search
Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.
AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.
This research work deals with the design of linear CMOS RF power amplifiers. Two important aspects are treated: efficiency enhancement and frequency-tunable capability. For this purpose, two different integrated circuits were realized in a 0.11 µm technolo ...
Subthreshold source-coupled logic (STSCL) circuits can be used in design of low-voltage and ultra-low power digital systems. This article introduces and analyzes new techniques for implementing complex digital systems using STSCL gates with an improved pow ...
The differential difference amplifier (DDA) is considered as a versatile building block for the analogue processing of floating voltages. An automatic offset compensation scheme is proposed for the DDA structure. A digital successive approximation algorith ...
We present a concept of "active material" with variable acoustic properties, being constituted of an electroacoustic transducer which acoustic impedance can be changed by an active mean. Among the different ways to obtain variable acoustic properties on an ...
Typical Low Dropout Voltage regulators (LDO), uses an error amplifier in a linear closed loop. The main advantage of such linear regulators is the low standby current due to the absence of switching. In addition, a fully integrated linear regulator with no ...
Time of flight (TOF) measurements in positron emission tomography (PET) are very challenging in terms of timing performance, and should achieve ideally less than 100ps FWHM precision. We present a time-based differential technique to read out SiPMs that ha ...
This paper presents a low-power analog simulator for the transient stability of a two-machine power system. The simulator is implemented in a standard digital CMOS process. Its building blocks are: sine shaper, transconductor with extended linear range, an ...
A low-power and low-voltage (LP/LV) RF front-end operating at 430MHz and implemented in a standard 0.5 mu m digital CMOS process is described. Specific LP/LV bias techniques and design tradeoffs are discussed and their application to the design of a fully ...
The paper presents an original analog-to-digital converter (ADC) array meeting the constraining requirements in resolution, speed, size, and low power consumption of high-performance low-cost video cameras. The converter array is based on ADC cells relying ...
Subthreshold source-coupled logic (STSCL) circuits can be used in design of low-voltage and ultra-low power digital systems. This article introduces and analyzes new techniques for implementing complex digital systems using STSCL gates with an improved pow ...
Springer-Verlag New York, Ms Ingrid Cunningham, 175 Fifth Ave, New York, Ny 10010 Usa2009
