Publications associées à Flexible Ultra Low Power Successive Approximation Analog-to-Digital Converter with Asynchronous Clock Generator

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Subthreshold Current-Mode Delta-Sigma Quantizer with 3-Decade Scalable Sampling Rate and pico-Ampere Range Resolution

Seyed Armin Tajalli, Yusuf Leblebici

A current-mode

\Delta\Sigma

analog-to-digital data converter (ADC) for biomedical readout front-end systems is being presented. The core of this circuit is a current-controlled ring oscillator (CCO) whose oscillation frequency is proportional to the inpu ...

2010

Flexible Ultra Low Power Successive Approximation Analog-to-Digital Converter with Asynchronous Clock Generator

Graph Chatbot

Chattez avec Graph Search

Low-Power Circuits and Systems Design for Data Acquisition and Transmission in a Wireless Cortical Implant

Design and Exploration of Low-Power Analog to Information Conversion Based on Compressed Sensing

IcyHeart: Highly integrated ultra-low-power SoC solution for unobtrusive and energy efficient wireless cardiac monitoring

A 16-channel 220 µW neural recording IC with embedded delta compression

Parallel Programmable Asynchronous Neighborhood Mechanism for Kohonen SOM Implemented in CMOS Technology

Clock Distribution Networks in 3-D Integrated Systems

Subthreshold Current-Mode Delta-Sigma Quantizer with 3-Decade Scalable Sampling Rate and pico-Ampere Range Resolution

Comparative Analysis of NoCs for Two-Dimensional Versus Three-Dimensional SoCs Supporting Multiple Voltage and Frequency Islands

Nanowatt Range Folding-Interpolating ADC Using Subthreshold Source-Coupled Circuits

A Low-Noise CMOS Receiver Frontend for NMR-based Surgical Guidance

IcyHeart: Highly integrated ultra-low-power SoC solution for unobtrusive and energy efficient wireless cardiac monitoring

Low-Power Circuits and Systems Design for Data Acquisition and Transmission in a Wireless Cortical Implant

Subthreshold Current-Mode Delta-Sigma Quantizer with 3-Decade Scalable Sampling Rate and pico-Ampere Range Resolution

Design and Exploration of Low-Power Analog to Information Conversion Based on Compressed Sensing

A 16-channel 220 µW neural recording IC with embedded delta compression

Clock Distribution Networks in 3-D Integrated Systems

Comparative Analysis of NoCs for Two-Dimensional Versus Three-Dimensional SoCs Supporting Multiple Voltage and Frequency Islands

Nanowatt Range Folding-Interpolating ADC Using Subthreshold Source-Coupled Circuits

Parallel Programmable Asynchronous Neighborhood Mechanism for Kohonen SOM Implemented in CMOS Technology

A Low-Noise CMOS Receiver Frontend for NMR-based Surgical Guidance