Giovanni De Micheli, Paolo Ienne, Patrick Thiran, Frédéric Worm
Networks-on-chip provide an elegant framework to efficiently reuse predesigned cores. However, reuse of cores is jeopardized by new deep sub-micron noise effects that challenge the reliability of CMOS technology. Moreover, noise margins are further reduced ...
2005