Weak Inversion for Ultra Low-Power and Very Low-Voltage Circuits

Eric Vittoz
Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa, 2009
Article de conférence

Résumé

This paper discusses techniques, limitations and possible future developments of circuits based on transistors operated in the weak inversion (w.i.) mode, also called subthreshold mode. In analog circuits, w.i. is reached at very low current, but it is also needed for very low supply voltage. Its exponential behaviour can be exploited in special circuits schemes, some of them devised for bipolar transistors. For digital circuits, it can provide the ultimate speed/power ratio in a given process.

Official source

https://infoscience.epfl.ch/record/178075?ln=fr

À propos de ce résultat

Cette page est générée automatiquement et peut contenir des informations qui ne sont pas correctes, complètes, à jour ou pertinentes par rapport à votre recherche. Il en va de même pour toutes les autres pages de ce site. Veillez à vérifier les informations auprès des sources officielles de l'EPFL.

Concepts associés

Chargement

Publications associées

Chargement

An ultra-low power energy-efficient microsystem for hydrogen gas sensing applications

Maher Kayal, Naser Khosro Pour, François Krummenacher

This paper presents a fully integrated power management and sensing microsystem that harvests solar energy from a micro-power photovoltaic module for autonomous operation of a miniaturized hydrogen sensor. In order to measure H-2 concentration, conductance change of a miniaturized palladium nanowire sensor is measured and converted to a 13-bit digital value using a fully integrated sensor interface circuit. As these nanowires have temperature cross-sensitivity, temperature is also measured using an integrated temperature sensor for further calibration of the gas sensor. Measurement results are transmitted to the base station, using an external wireless data transceiver. A fully integrated solar energy harvester stores the harvested energy in a rechargeable NiMH microbattery. As the harvested solar energy varies considerably in different lighting conditions, the power consumption and performance of the sensor is reconfigured according to the harvested solar energy, to guarantee autonomous operation of the sensor. For this purpose, the proposed energy-efficient power management circuit dynamically reconfigures the operating frequency of digital circuits and the bias currents of analog circuits. The fully integrated power management and sensor interface circuits have been implemented in a 0.18 mu m CMOS process with a core area of 0.25 mm(2). This circuit operates with a low supply voltage in the 0.9-1.5 V range. When operating at its highest performance, the power management circuit features a low power consumption of less than 300 nW and the whole sensor consumes 14.1 mu A.

Springer US2013

Chargement

The IGBT transistor, associating the conduction advantages of the bipolar transistor and the switching advantages of the MOSFET transistor, is widely used in medium and high power applications with an operating voltage of 1.2kV to 4.5kV. New topologies, reducing the losses in the semi-conductor devices, are often proposed and have to be validated through a simulation tool. The finite element method (FEM) simulators accurately analyse losses in components, but the associated simulation time is so long that they cannot be used for complex topologies in power electronics. An equivalent transistor macromodel, correctly and quickly predicting currents and voltages on the element is needed. This thesis proposes an IGBT transistor model based on semiconductor physics and validated through a comparison with finite element simulator results. The model yields very good results regardless of transistor load and operating point. Base conduction is modelled using a novel equivalent charge approach. This results in a relatively simple macromodel with a good representation of the static and dynamic phenomena. The solving method of the Poisson equation has been revisited to fit recent changes of the internal structure of IGBT transistors. All approximations have been validated through fi- nite element analysis using an appropriate simulation set. The approximation of the internal MOSFET, even though based on existing models, takes into account the specificities of the IGBT transistor structure. It shows the degenerated properties of the internal MOSFET compared to the properties of a standard MOSFET, regardless of the operating point. Using intermediate potentials within the semiconductor structure allows a separate analysis of the different voltage contributions. A complete IGBT transistor macromodel has been developed and tested in different power electronics structures. Good results were obtained in all the tested structures with the proposed IGBT transistor macromodel. Parameter extraction can easily be automated using a mathematical tool such as Matlab and only requires few measurements on the device. The obtained results can then be quickly adapted to an other IGBT device.

EPFL2005

Chargement

SOI mixed-mode design techniques and case studies

Marija Blagojevic

Since the emergence of Silicon On Insulator (SOI) technology the research activities have been concentrated on a detailed analysis of SOI devices and their use in different application fields (low-voltage, low-power circuits, high temperature electronics, digital circuits, etc.). The present thesis deals with low-voltage, low-power mixed-mode design using a SOI technology. The goal is to establish the concepts that allow one to design SOI mixed-mode circuits, and to apply these concepts to the design of fully depleted (FD) and partially depleted (PD) SOI circuits and systems. Two studies have been realized in the scope of this work: a Hall sensor based microsystem design using an experimental FD SOI technology a DRAM design using capacitor-less 1T floating-body PD SOI memory cells. At the beginning of this thesis, two major types of SOI devices are introduced, namely FD and PD devices. The most important properties of these devices are then presented and compared to those of CMOS bulk devices. A design methodology based on design retargeting from bulk to SOI technology is further proposed. This methodology is developed with the aim of being implemented for the design of FD SOI circuits. It consists in using the same device dimensions and bias currents for the bulk and the corresponding FD SOI design. The analysis performed proves that such an approach permits one to obtain better circuit performances using the FD SOI technology. The EKV model is chosen for Spice simulations. For that purpose the extraction of the EKV intrinsic parameters has been performed for the experimental 0.5 μm FD SOI technology. The EKV model card obtained from transistor measurements is implemented straightforwardly for circuit simulations. The first study presented in this thesis is an FD SOI Hall sensor front-end for energy measurement. The mixed-mode microsystem design is completely based on the proposed design methodology. The system level solutions are also included, such as the spinning-current method that serves for reduction of the offset and low frequency noise of the analog front-end, and a high resolution analog-to-digital conversion technique. The integrated microsystem is entirely functional. Furthermore, according to the existing literature, this integrated circuit is the first microsystem completely realized using FD SOI technology. The overall system error that is obtained is less than 1.5 %. During the second part of this work, a novel sensing scheme that exploits an automatic reference generation based on successive approximations has been developed for the PD SOI capacitor-less 1T DRAM. The 1T DRAM reference current is generated by an adjustable current source. The electrical calibration of the reference current is performed using a digital-to-analog converter and successive approximations algorithm. The proposed scheme is evaluated in a 2 kb test chip. The circuit integrated using PD SOI technology contains a 2 kb 1T memory array, as well as automatic reference generators and peripheral circuits. The automatic reference generator comprises current mode sense amplifier, M/3M converter, and successive approximations register. All blocks implemented in the test chip are described in detail, and PD SOI design issues are discussed. A number of experimental results demonstrate the potential of the PD SOI 1T DRAM for future embedded DRAM applications. The measured retention time under holding conditions is higher than 1s. In the continuous read mode, a few hundreds of the read cycles can be performed without a refresh operation. The test chip has a measured access time of 25 ns with a read cycle time of 70 ns.

EPFL2005

Chargement

SOI mixed-mode design techniques and case studies

Marija Blagojevic

EPFL2005