FireBird: PowerPC e200 Based SoC for High Temperature Operation

Andreas Peter Burg, Ömer Cogal, Radisav Cojbasic, Yusuf Leblebici, Thomas Maeder, Pascal Andreas Meinerzhagen, Carl Christian Sten Dominic Senning, Conor Joseph Slater
2013
Article de conférence

Résumé

PowerPC Architecture microcontrollers are commonly used in embedded applications. In this work we present FireBird, the first PowerPC based SoC for reliable operation beyond 200C. It is a significant challenge to design SoCs for reliable operation at high temperatures, due to increased static leakage current, reduced carrier mobility, and increased electromigration. To alleviate the consequences of high temperatures, this paper proposes to customize a PowerPC e200 based SoC by using a dynamically reconfigurable clock frequency, exhaustive clock gating, and electromigration-resistant power supply rings. A 20x9mm2 chip implementing this design has been fabricated in 0.35m CMOS technology. The custom testing procedure showed the expected maximum operating frequency reduction from 43MHz at room-temperature to 33MHz at 200C, which illustrates the importance of an adaptable clock frequency under temperature gradients. At 200C, the maximum power dissipation at 3.3V supply voltage was 1.75W and the idle state static leakage current was 0.2A. Silicon measurements proved that this design outclasses PowerPC based SoCs available in the high-temperature microcontrollers market which are not operational at temperatures above 125C.

Official source

https://infoscience.epfl.ch/record/187146?ln=fr

À propos de ce résultat

Cette page est générée automatiquement et peut contenir des informations qui ne sont pas correctes, complètes, à jour ou pertinentes par rapport à votre recherche. Il en va de même pour toutes les autres pages de ce site. Veillez à vérifier les informations auprès des sources officielles de l'EPFL.

Concepts associés

Chargement

Publications associées

Chargement

Design of Digital SoC for Operation at High Temperatures

Radisav Cojbasic

There is a growing demand for Systems-on-Chip, integrating microprocessors, on-chip memories, data converters and a variety of sensors, which are capable of reliable operation at high temperatures. For instance, modern aircraft industry demands microcontrollers and electric motors to operate at high temperatures, in order to replace present hydraulic structures. This thesis explains how to design digital SoC which are capable of reliable operation at high temperatures. The essential part of this thesis focuses on the design, implementation, fabrication and high-temperature measurements of on-chip Latch based SRAM, PowerPC e200 based microcontroller, digital temperature sensor and Flash A/D converter. Embedded on-chip SRAM modules are one of the most important components in the modern SoC. We analyze thermally-caused failures in the 6T SRAM cell and elaborate on its reliability. Further, we show that Latch based SRAM modules are preferable to 6T SRAM for reliable operation beyond 150C, by comparing two 1kB SRAM modules implemented in standard 0.18um SOI CMOS process. We demonstrate reliable SRAM operation at 275C (fmax = 10MHz, Ptot = 400mW), that is by far the highest reported operating temperature for digital on-chip SRAM module. Designing SoCs for reliable operation at elevated temperatures is a significant challenge, due to increased static leakage current, reduced carrier mobility, and increased electromigration. We propose to customize a PowerPC e200 based SoC by using a dynamically reconfigurable clock frequency, exhaustive clock gating, and electromigration-resistant power distribution network. We fabricated a 20x9mm2 chip implementing this design in 0.35um Bulk CMOS process. We present worldâs first PowerPC based SoC for reliable operation at 225C (fmax = 30MHz, Ptot = 1.2W). This design outperforms previously reported PowerPC based SoCs, which are not operational at temperatures beyond 125C. The on-chip measurements of the p-n junction temperature allow reliability improvements for the SoC that operates at high temperatures. Low-resolution temperature measurements are efficiently used for adjusting the optimal operation frequency and supply voltage. We used the Time-to-Digital conversion technique to design a fully-digital temperature sensor. We designed and simulated a fully-digital 5bit temperature sensor for 10C resolution temperature measurements in between Tj,min = -45C and Tj,max = 125C. Further, using a single clock cycle Time-to-Digital conversion technique, we present a fully-digital 5bit Pulse based Flash ADC implemented in 0.18um Bulk CMOS process. Measurement results demonstrate the state-of-the-art power efficiency result of 450 fJ/conv (fmax = 83MHz, Ptot = 900uW).

EPFL2014

Chargement

Adding limited reconfigurability to superscalar processors

Marc Epalza

For the last thirty years, electronics, at first built with discrete components, and then as Integrated Circuits (IC), have brought diverse and lasting improvements to our quality of life. Examples might include digital calculators, automotive and airplane control assistance, almost all electrical household appliances, and the almost ubiquitous Personal Computer. Application-Specific Integrated Circuits (ASICs) were traditionally used for their high performance and low manufacturing cost, and were designed specifically for a single application with large volumes. But as lower product lifetimes and the pressures of fast marketing increased, ASICs' high design cost pushed for their replacement by Microprocessors. These processors, capable of implementing any functionality through a change in software, are thus often called General Purpose Processors. General purpose processors are used for everyday computing tasks, and found in all personal computers. They are also often used as building blocks for scientific supercomputers. Superscalar processors such as these require ever more processing power to run complex simulations, video games or versatile telecoms services. In the case of embedded applications, e.g. for portable devices, both performance and power consumption must be taken into account. In a bid to adapt a processor to some extent to select applications, fully reconfigurable logic can greatly improve the performance of a processor, since it is shaped for the best possible execution with the available resources. However, as reconfigurable logic is far slower than custom logic, this gain is possible only for some specific applications with large parallelism, after a detailed study of the algorithm. Even though this process can be automated, it still requires large computing resources, and cannot be performed at run time. To reduce the loss in speed compared to custom logic, it is possible to limit the reconfigurability to increase the breadth of applications where performance can be improved. However, as the application space increases, a careful analysis and design of the reconfigurability is required to minimize the speed loss, notably when dynamic reconfiguration is considered. As a case study, we analyze the feasibility of adding limited reconfigurability to the Floating Point Units (FPUs) of a general purpose processor. These rather large units execute all floating point operations, and may also be used for integer multiplication. If an application contains few or infrequent instructions that must be executed by the FPU, this idle hardware only increases power consumption without enhancing performance. This is often the case in non-scientific applications and even many recent and detailed video games which make heavy use of hardware display accelerators for 3D graphics. In a fast multiplier such as can be found in the FPU of a high performance processor, the logic to perform multiplication is a large tree of compressors to add all the partial products together. It is possible to add logic to allow the reconfiguration of part of this tree as several extra Arithmetic and Logic Units (ALU). This requires a detailed timing analysis for both the reconfigurable FPU and the extra ALUs, taking into account effects such as added wires and longer critical paths. Finally, the algorithm to decide when and how to reconfigure must be studied, in terms of eciency and complexity. The results of adding this limited reconfigurability to a mainstream superscalar processor over a large set of compute intensive benchmarks show gains of up to 56% in the best case, with an average gain of 11%. The application to an idealized huge top processor still shows slightly positive average gains, as the limits of available parallelism are reached, bounded by both the application and many of the characteristics of the processor. In all cases, binary compatibility is maintained, allowing the re-use of all existing software. We show that adding limited reconfigurability to a general purpose superscalar processor can produce interesting gains over a wide range of applications while maintaining binary compatibility, and without large modifications to the original design. Limited reconfigurability is worthwhile as it increases the design space, allowing gains to apply to a larger set of applications. These gains are achieved through careful study and optimization of the reconfigurable logic and the decision algorithm.

EPFL2004

Chargement

The use of zeolites for catalytic reactions is a field in continuous development. Since it was demonstrated that metal-zeolites are efficient catalysts for NOx abatement, decomposition of nitrous oxide (N2O) over Fe-containing zeolites has attracted great interest by the scientific community mainly due: N2O is the third most important gas contributing to global warming, its concentration in atmosphere is still on the rise and direct N2O decomposition to N2 and O2 is a sustainable alternative. N2O interaction with Fe-zeolite leads to the formation of "special" adsorbed oxygen (often called α-oxygen) with great potential for selective oxidation. Although the focus of a number of studies, the nature of the actives sites for the formation of this adsorbed oxygen is still unclear. The main objectives of this work are: 1) study the decomposition mechanism of N2O over isomorpously substituted Fe-ZSM-5 zeolite aiming on catalyst optimization and 2) optimization and further use of structured Fe-zeolite in novel micro-structured reactor. A number of refined transient kinetics methods were intensively used such as transient response, Temperature Programmed Desorption (TPD) and Temporal Analysis of Product (TAP). Density Functional Theory (DFT) and in situ IR spectroscopy studies were conducted in collaboration and our results support the following: In chapter 3, quantitative measurements have been carrier out to analyze the effect of temperature on the activation (under helium flow) and the irreversible deactivations that can happen during the pretreatment. The results obtained indicate that high temperature treatment (1273 K) results in the formation of a high amount of α-sites. The addition of a very low fraction of oxygen (2%) in the feed demonstrates that the catalyst is sensitive to its presence. Certain sites can be irreversibly destroyed, a result ascribed to the oxidation of active Fe(II) to Fe2O3 clusters which contain inactive Fe(III). Catalyst treatment at high temperature (1273 K) in He for up to 3 hours, also reduced irreversibly the concentration of α-sites. TPD measurements have shown desorption of oxygen at 3 different temperatures. Desorption at the lowest temperature (650 K) was assign to the α-oxygen recombination. The oxygen which desorbs at 700 K was associated to the oxygen from the deactivated sites. Oxygen which desorbs at the highest temperature (730 K) is originated from the surface NOx that desorbed as NO and O2. After a comparison of the concentration of the molecules accumulated, we propose that NO2 is the adsorbed specie. The mechanism of N2O decomposition on the binuclear oxo-hydroxo bridged extraframework iron core site [FeII(μ-O)(μ-OH)FeII]+ inside the ZSM-5 zeolite has been studied by combining theoretical and experimental approaches (see chapter 4). Rate parameters computed using standard statistical mechanics and transition state theory reveal that elementary catalytic steps involved into N2O decomposition are strongly dependent on the temperature. This theoretical result was contrasted with the experimentally observed steady state kinetics of the N2O decomposition and TPD experiments. As predicted by the theoretical study, the switch of the reaction order with respect to N2O pressure (from zero to one) occurs at around 800 K which confirms a change of the rate determining step from the α-oxygen recombination to α-oxygen formation. The proposed mechanism was also confirmed by O2-TD which confirmed the viability of the binuclear complex. The α-oxygen recombination at low temperature (

EPFL2010

Chargement

Design of Digital SoC for Operation at High Temperatures

Radisav Cojbasic

EPFL2014

Adding limited reconfigurability to superscalar processors

Marc Epalza

EPFL2004

EPFL2010