A Wideband MDLL with Jitter Reduction Scheme for Forwarded Clock Serial Links in 40 nm CMOS
Graph Chatbot
Chattez avec Graph Search
Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.
AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.
Nowadays, the internet of things (IoT) nodes have started to spread in various domains of our society, from the industrial to the domestic environment. The remote sensing is one among their fundamental functions. The implementation of a radio detection and ...
With optical spectral marks equally spaced by a frequency in the microwave or the radio frequency domain, optical frequency combs have been used not only to synthesize optical frequencies from microwave references but also to generate ultralow-noise microw ...
High-speed actuation of laser frequency(1)is critical in applications using lasers and frequency combs(2,3), and is a prerequisite for phase locking, frequency stabilization and stability transfer among optical carriers. For example, high-bandwidth feedbac ...
This article presents a low-jitter and low-spur charge-sampling phase-locked loop (CSPLL). A charge-domain sub-sampling phase detector is introduced to achieve a high phase-detection gain and to reduce the PLL in-band phase noise. Even without employing an ...
The aim of this thesis is to implement, analyze and improve the selected low noise clock
generation and distribution techniques for ADC implementations. The thesis is divided into
two parts. The first part focuses on the sampling phase generation and distr ...
EPFL2021
This article presents a low jitter, low power, low reference spur LC oscillator-based reference oversampling digital phase locked loop (OSPLL). The proposed reference oversampling architecture simultaneously offers a low in-band phase noise, a wide-bandwid ...
IEEE2021
, ,
This paper presents the design of a 60GHz Quadrature Digitally-Controlled Oscillator for a low-power Frequency-Modulated Continuous Wave radar System-on-Chip. The accurate detection of vital signs requires 1 and Q demodulation of the received signal. The q ...
IEEE2021
An LC oscillator-based reference oversampling PLL (OSPLL) is proposed in this work. An LC digitally controlled oscillator (DCO) with proportional path gain profile control and DCO tuning pulse timing control scheme is proposed for optimal phase noise. Desi ...
IEEE2020
,
This paper presents a charge-sampling PLL (CSPLL), that demonstrates the best reported jitter-power FOM of -258.9 dB thanks to its high phase-detection gain and to the removal of the power-hungry buffer driving the phase detector. It also achieves -65 dBc ...
IEEE2020
, , , ,
New computation schemes inspired by biological processes can outperform standard von-Neumann architectures in dealing with complex and unstructured tasks. As a new approach, systems of frequency-locked, coupled oscillators are investigated using the phase ...