Publication

A Wideband MDLL with Jitter Reduction Scheme for Forwarded Clock Serial Links in 40 nm CMOS

Related publications (35)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A Wideband MDLL with Jitter Reduction Scheme for Forwarded Clock Serial Links in 40 nm CMOS

Graph Chatbot

Chat with Graph Search

Reference Oversampling PLL Achieving −256-dB FoM and −78-dBc Reference Spur

Low Noise Clock Generation: Modeling, Analysis and Implementation

Low-Power and Wide-Tuning Range Frequency Generation for FMCW Radars in Advanced CMOS Technologies

A 60 GHz QDCO with 11 GHz Seamless Tuning for Low-Power FMCW Radars in 22-nm FDSOI

A Low-Jitter and Low-Spur Charge-Sampling PLL

Frequency division using a soliton-injected semiconductor gain-switched frequency comb

Monolithic piezoelectric control of soliton microcombs

A 67-fsrms Jitter, −130 dBc/Hz In-Band Phase Noise, −256-dB FoM Reference Oversampling Digital PLL With Proportional Path Timing Control

A 10-to-12 GHz 5mW Charge-Sampling PLL Achieving 50 fsec RMS Jitter,-258.9 dB FOM and-65 dBc Reference Spur

VO2 oscillators coupling for Neuromorphic Computation