Publication

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Publications associées (168)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Graph Chatbot

Chattez avec Graph Search

Low-Power Design of Digital VLSI Circuits around the Point of First Failure

ReRAM From Material Study to CMOS Co-integration

Data-Retention-Time Characterization of Gain-Cell eDRAMs across the Design and Variations Space

In Search of Lost Bandwidth: Extensive Reordering of DRAM Accesses on FPGA

A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories

Material and Electrical study of HfO2-Based Resistive Random Access Memories (ReRAMs)

A 24 kb Single-Well Mixed 3T Gain-Cell eDRAM with Body-Bias in 28 nm FD-SOI for Refresh-Free DSP Applications

GC-eDRAM With Body-Bias Compensated Readout and Error Detection in 28-nm FD-SOI

A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays

A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays

Low-Power Design of Digital VLSI Circuits around the Point of First Failure

ReRAM From Material Study to CMOS Co-integration

In Search of Lost Bandwidth: Extensive Reordering of DRAM Accesses on FPGA

A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays

A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays

Data-Retention-Time Characterization of Gain-Cell eDRAMs across the Design and Variations Space

Material and Electrical study of HfO2-Based Resistive Random Access Memories (ReRAMs)

A 24 kb Single-Well Mixed 3T Gain-Cell eDRAM with Body-Bias in 28 nm FD-SOI for Refresh-Free DSP Applications

A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories

GC-eDRAM With Body-Bias Compensated Readout and Error Detection in 28-nm FD-SOI