Publication

NoCs:a Short History of Success and a Long Future

Publications associées (33)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

NoCs:a Short History of Success and a Long Future

Graph Chatbot

Chattez avec Graph Search

Circuit Design, Architecture and CAD for RRAM-based FPGAs

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

Methodology for 3-D Substrate Network Extraction for SPICE Simulation of Parasitic Currents in Smart Power ICs

Substrate Current Optimization in Smart Power ICs

Synthesis of Dual Mode Logic

FPGAs for the Masses: Affordable Hardware Synthesis from Domain-Specific Languages

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Compressive image acquisition in modern CMOS IC design

Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Circuit Design, Architecture and CAD for RRAM-based FPGAs

Substrate Current Optimization in Smart Power ICs

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Synthesis of Dual Mode Logic

Compressive image acquisition in modern CMOS IC design

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

FPGAs for the Masses: Affordable Hardware Synthesis from Domain-Specific Languages

Methodology for 3-D Substrate Network Extraction for SPICE Simulation of Parasitic Currents in Smart Power ICs