Publication

Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology

Publications associées (149)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology

Graph Chatbot

Chattez avec Graph Search

Robustness Analysis of Controllable-Polarity Silicon Nanowire Devices and Circuits

An Ultra-Low Power NVM-Based Multi-Core Architecture for Embedded Bio Signal Processing

A Power-Efficient 3-D On-Chip Interconnect for Multi-Core Accelerators with Stacked L2 Cache

Approximate 32-Bit Floating-Point Unit Design with 53% Power-Area Product Reduction

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

DRAF: A Low-Power DRAM-based Reconfigurable Acceleration Fabric

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

Exploiting Circuit Duality to Speed Up SAT

Near-optimal thermal monitoring framework for many-core systems on chip

Robustness Analysis of Controllable-Polarity Silicon Nanowire Devices and Circuits

Approximate 32-Bit Floating-Point Unit Design with 53% Power-Area Product Reduction

A Power-Efficient 3-D On-Chip Interconnect for Multi-Core Accelerators with Stacked L2 Cache

An Ultra-Low Power NVM-Based Multi-Core Architecture for Embedded Bio Signal Processing

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Exploiting Circuit Duality to Speed Up SAT

DRAF: A Low-Power DRAM-based Reconfigurable Acceleration Fabric

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

Near-optimal thermal monitoring framework for many-core systems on chip