Lecture

Low-power Analog IC Design

In course
DEMO: dolor minim sit
Aute cillum sint tempor adipisicing ut adipisicing voluptate aute amet pariatur consequat laborum mollit elit. Voluptate adipisicing nostrud ex qui cillum. Voluptate sunt proident ipsum cupidatat ullamco consectetur cupidatat magna ut elit est sit aute mollit. Qui fugiat tempor enim magna ut magna nulla enim magna amet reprehenderit aliqua. Deserunt est incididunt officia velit anim aliqua voluptate. Elit in sunt ut eu commodo reprehenderit. Incididunt id quis reprehenderit ad reprehenderit ad do fugiat duis qui pariatur eiusmod consequat irure.
Login to see this section
Description

This lecture introduces the design of low-power analog CMOS integrated circuits, focusing on the concept of inversion coefficient for optimizing figures-of-merit in amplifiers, filters, and oscillators. The course covers technology roadmap, MOS transistor modeling, Gm/ID design methodology, basic figures-of-merit optimization, amplifiers, noise reduction techniques, and filter design. Teaching methods include in-person lectures, circuit simulations, and homework. Tools like MatLab and LTSpice are used for analysis and design. The lecture also discusses CMOS technology scaling, semiconductor market growth, and the challenges of transistor scaling progression. It explores the evolution of computing power, semiconductor business growth, and the impact of technology scaling on analog circuits.

Instructor
aute irure et exercitation
Incididunt velit laborum esse Lorem id ut eiusmod commodo. Laboris quis non nostrud magna officia qui laboris enim. Sunt ipsum dolore reprehenderit ad do ullamco labore enim.
Login to see this section
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.