Sequential Circuits: Optimization and Retiming

In course

Elit minim eiusmod aliqua aliquip quis consequat non exercitation ea est. Qui laborum sunt sint mollit ex irure magna et culpa non Lorem sit veniam nostrud. Consequat veniam aliqua do do consectetur laboris id est aliquip eu. Sit deserunt Lorem occaecat occaecat est ut pariatur velit elit velit.

Description

This lecture covers the structural model for sequential circuits, synchronous logic networks, and approaches to sequential synthesis including retiming techniques. It explains legal retiming, refined analysis, and the minimum cycle-time retiming problem with examples.

This video is available exclusively on Mediaspace for a restricted audience. Please log in to MediaSpace to access it if you have the necessary permissions.

Watch on Mediaspace

Instructor

eiusmod ad

Velit cillum amet sint deserunt. Quis reprehenderit ea esse esse in esse. Proident sunt eu culpa exercitation veniam. Officia ullamco id sunt et cupidatat excepteur reprehenderit fugiat voluptate velit mollit eiusmod. Id laborum incididunt incididunt deserunt excepteur.

Official source

https://mediaspace.epfl.ch/media/0_wvufxauq

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Mathematics

Discrete mathematics: Graph theory

Electrical engineering

Electronic engineering: Digital electronics

Related lectures (33)